ABSTRACT Reducing the number of active switches is substantial for obtaining a simple, reliable, highefficiency, and cost-effective AC/AC voltage converter. In this paper, two topologies of three-phase direct PWM AC/AC voltage converter are proposed. The first is for the buck converter and the other is for the boost one. Each converter has no DC energy storage elements and employs only three IGBTs. The proposed converters do not use lossy snubber circuits and have not commutation problems. A simple, reliable, and cost-effective control strategy, which employs only one voltage sensor, is also proposed. Using a closedloop voltage control technique, two complementary PWM gate signals are generated to drive the three active switches of each converter. Adjusting the duty ratio of PWM gate signals regulates the output voltage of the AC/AC converters. Operating principle and mathematical analysis of the converters are presented. Voltage stresses across active and passive semiconductor switches of the proposed converters are derived. Small signal analysis based on complex DQ transformed equivalent circuits of the converter is introduced. Voltage controller design using frequency response analysis is provided. The converters are simulated using MATLAB/SIMULINK and laboratory prototypes are implemented in real-time using DSP-DS1104 control board. The converters are tested under different operating conditions and their performances are investigated and compared. The symmetry of the output voltage/current is examined by the theory of symmetrical components. The simulation and experimental results are in a close agreement. This confirms the validity of the theoretical analysis, the effectiveness of the control strategy, and the feasibility of the proposed converters.
I. INTRODUCTION
Recently, AC/AC voltage converters have been gained more and more attention in industrial applications. They are utilized in different applications such as induction heating, voltage restorers, power transmission control, reactive power compensation, lighting intensity control, voltage sag/swell compensators, soft starters for AC motors, and speed controllers for blowers and fans [1] - [5] . Direct AC/AC voltage controllers convert fixed AC input voltage to controlled AC output voltage at constant frequency without the need for DC-link stage. Therefore, they offer numerous advantages such as no need for the bulk DC storage element, small size, low weight and minimum cost [6] - [9] .
Several direct AC/AC voltage regulation approaches have been explored in the literature. Transformers with tap changing have been utilized as AC/AC voltage regulators in power distribution networks. However, the dynamic response speed of this technique is slow and hence it has limited applications. To increase the response speed, electronic tap changer transformers are proposed [10] , [11] . However, numerous power switches and large size of the electronic tap changers transformers increase their cost and limit their use. In addition, fine control of the output voltage cannot be achieved.
Line-commutated silicon-controlled rectifier (SCR) AC/AC voltage regulators are presented [12] . In these regulators, the voltage regulation process is traditionally carried out using phase angle control technique. Therefore, it is necessary to synchronize the gate signals of thyristors with the input voltage signal of the converter. Although these kinds of voltage regulators are robust, commutation problems of SCRs, limited control range, high voltage/current harmonics and low input power factor (PF) of these regulators are the main drawbacks. In addition, zero crossing detectors (ZCDs) that require numerous voltage sensors increase the complexity and the cost of these converters. Further, SCR AC/AC voltage regulators operate in buck mode only and they do not have the voltage boosting ability.
Development of high-switching self-commutating semiconductor devices, such as insulated gate bipolar transistor (IGBT), and introduction of pulse width modulation (PWM) control method overcome these drawbacks and improve the AC/AC voltage converter performance in terms of harmonics reduction, input PF improvement, needless of ZCDs and wide control range. In addition, PWM AC/AC voltage converters can operate in buck and/or boost mode of operations, similarly to DC/DC voltage converters. However, Direct PWM AC/AC voltage converters require additional components such as inductors and capacitors in order to filter the harmonics generated due to switching action of the PWM converters. Size of the filter components depends on the switching frequency. As switching frequency increases, the filter size and the total harmonics distortion (THD) are decreased and the input PF is improved. Unfortunately increasing the switching frequency increases the switching losses, and hence decreases the converter efficiency. Therefore, innovation of simple topologies for direct PWM converters with minimal number of active switches has a great importance, especially with their applications increase in the industry. Fourswitch [13] , [14] , three-switch [15] and two-switch [16] , [17] topologies for single-phase PWM AC/AC converters are presented in the literature. While, a three-phase converter that employs six active switches is presented in [18] and [19] . A four-switch topology for three-phase PWM AC chopper is proposed in [20] . Several structures of three-phase PWM AC/AC buck converter are presented in [21] .
In this article, two circuits of three-phase direct PWM AC/AC voltage converter for buck and boost operations are proposed. The aim of the proposed converters is to reduce the number of active switches. So, each converter employs only three active switches; three IGBTs, and has no DClink stage. Switch count reduction minimizes the system cost, reduces the system volume and simplifies the system control. Furthermore, the proposed converters have a safe commutation without using the lossy RC snubber circuits. Moreover, only one voltage sensor is used for the closed loop voltage control. This structure simplifies the control strategy, reduces complexity of the control algorithm and increases the reliability. Mathematical analysis and schematic diagrams for the individual operation stages of the proposed converters are introduced. Then, state space models and transfer functions of the proposed converters are derived. The proposed PI voltage controller gains based on stability analysis using frequency response are designed. The proposed AC/AC voltage converters are simulated using MATLAB/SIMULINK software program. Laboratory prototypes of the experimental systems are implemented in real-time using DSP-DS1104 control board. Extensive dynamic and steady state simulation and experimental results under different operating conditions are investigated and compared to validate the effectiveness of the proposed converters. Fig. 1(a) and Fig. 1(b) display the power circuits of the proposed three-switch buck and boost voltage converters, respectively. Each converter has no DC energy storage elements and employs three active switches (S 1 , S 2 , and S 3 ). One of the proposed configurations advantages is that any base/gate selfcommutating switch such as BJT, FET, MOSFET or IGBT can be utilized. This feature facilitates and widens the use of the proposed converters in practical applications. In the proposed arrangements, the insulated gate bipolar transistor (IGBT) is selected as an active switch because of its high power, high switching frequency and self-commutating features.
II. TOPOLOGY DESCRIPTION
The proposed buck AC/AC converter is powered from 380 V, 50 Hz, three-phase source. Inductors (L i1 , L i2 , and L i3 ) and capacitors (C i1 , C i2 , and C i3 ) construct the input LC filter, which is utilized to absorb the source current harmonics. Output capacitors (C o1 , C o2 , and C o3 ) construct the output filter, which is used to absorb output voltage harmonics. In addition, they provide a snubber operation that suppresses the high voltage spikes resulted from the converter switching. Therefore, in the proposed buck converter topology, the traditional lossy RC snubber circuits across the semiconductor switches are not mandatory. The bidirectional switches S 1 and S 2 are used to control the power delivered to the three-phase load through periodically connection/disconnection only two terminals of the load to/from the source. While, the active switch S 3 is connected across a three-phase diode bridge rectifier for freewheeling purpose during the off intervals of S 1 and S 2 switches. In the proposed buck topology, the output filter is only capacitor in order to reduce the system components as much as possible. However, self-inductances of the wires that connect between capacitors of the input and output filters through switches as well as the parasitic components of the practical capacitors, i.e. equivalent series resistance (ESR) and equivalent series inductance (ESL) of the capacitor, limit the inrush current between input and output capacitors in the switching transition period. Fig. 2 shows the equivalent circuit of a practical capacitor, which consists of four components: capacitance (C), insulation resistance (R P ), ESR and ESL. The parasitic components of the capacitor affect its transient response as they reduce the overshoot and undershoot and improve the damping [22] , [23] . Therefore, they prevent the capacitors from the instantaneous charge and discharge and hence limit the high-voltage and high-current spikes. Moreover, as the discharge path of the output filter capacitors is through the load circuit, the stored energy of the load inductance helps to substantially prevent the instantaneous discharge of the capacitors and in turn the high-current spikes can be avoided. Typical values of ESR are from 50 to 200 m , whereas ESL values are from 1 to 5 nH. Self-inductance of the wire is 1.32 µH/phase and calculated as in [24] :
where L wire is the self-inductance of the wire (µH), ρ is the radius of the wire (cm), l is the length of the wire (cm), and µ is the permeability of the wire material. Since ESR and ESL of the capacitors and self-inductance of the wires are small, so they can be neglected for simplicity of the analysis. In the proposed boost converter, inductors (L i1 , L i2 , and L i3 ) are used for voltage step-up purpose. The power switch S 3 is periodically used to connect and disconnect the boosting inductors (L i1 , L i2 , and L i3 ) to the power source. Adjusting the duty ratio of S 3 controls the power delivered to the boosting inductors. While the bidirectional power switches S 1 and S 2 are used to control the power transferred to the load. Output capacitors (C o1 , C o2 , and C o3 ) represent the output filter of the boost converter. As compared to other structures of the bidirectional switch, the proposed structure of the bidirectional switch uses only one IGBT, as shown in Fig. 1 . Therefore, it offers lower cost, simpler control algorithm and simpler driver circuit. But, the drawback of one-active-switch structure is that the current stress of the active switch will increase.
III. OPERATION PRINCIPLE
Operation of the proposed buck AC/AC converter is divided into three modes: 1) active mode, 2) freewheeling mode and 3) dead-time mode. Schematic diagrams for the operation stages of the proposed buck converter are shown in Fig. 3 . The current path is expressed by the bolded line in each circuit. During the active mode; i.e. S 1 &S 2 are on, S 3 is off, and the power source is connected to the load as shown in 3(a) . The energy is transferred from the source and stored in the load. In the freewheeling mode; i.e. S 1 &S 2 are off, S 3 is on, and the stored energy in the load is discharged in the freewheeling path as shown in Fig. 3(c) . Since the regulating power switches; i.e. S 1 &S 2 , and the freewheeling switch S 3 work in an alternative way, a dead-time mode is required for safe commutation. In dead-time period, the three switches S 1 , S 2 , and S 3 are off as shown in Fig. 3(b) . During the turnoff transition interval of switches S 1 and S 2 , the capacitors of the output filter provide snubber operation by forming a bypass across the load and drain the inductive load current. Therefore, the stored energy of the inductive load can be discharged more safely and quietly. Consequently, the turnoff high voltage spikes due to the converter switching can be avoided. In addition, since there is no need for the lossy RC snubber circuits across the active switches, the converter performance is improved. Like the load current, the input side current is also continuously conducted through the LC input filter during the dead-time period. Using PWM control technique, the output voltage of the buck converter is adjusted.
Operation of the proposed boost converter is divided into two modes: 1) active mode and 2) freewheeling mode. Operation stages of the proposed boost converter are schematically displayed in Fig. 4 . During the active mode; S 1 &S 2 are off, S 3 is on, and the current of boosting inductors (L i1 , L i2 , and Li 3 ) rises and the energy is stored as shown in Fig. 4(a) . During the freewheeling mode; S 1 &S 2 are on, S 3 is off, and the stored energy in the boosting inductors is transferred to the load as shown in Fig. 4(b) . Therefore, the boosting inductors are utilized to store the energy and thereafter transfer it to the load circuit. The boost converter switches are controlled using PWM gate signals. Adjusting the duty ratio controls the boost converter output voltage and hence the energy transferred to the load. In the boost converter, there is no need to a deadtime period. Hence, it is expected to have lower harmonics compared to the buck converter and hence has a higher input PF and higher efficiency.
In the proposed converters, the commutation strategy does not require synchronization circuits with the input voltage. Thus, this feature simplifies the hardware design, avoids the ZCDs errors and reduces the size and cost.
IV. VOLTAGE CONTROL STRATEGY
Using PWM technique, the voltage of the proposed converters is regulated. Fig. 5 (a) and Fig. 5 (b) display the schematic diagrams of the control circuits of the proposed buck and boost voltage converters, respectively. A simple control strategy that uses two complementary PWM signals (g 1 and g 2 ) is adopted for both buck and boost converters. The load voltage is measured, and the sampled voltages of the measured signal are squared and averaged over a window with one-cycle duration to estimate its RMS value.
The discrete RMS calculation for the sliding window of the load voltage (V Lrms ) is given as follows [25] :
where N is the number of samples per cycle, v i is the sampled voltage waveform, and k = 1, 2, 3, . . .etc. The RMS value of the measured signal is compared with the reference signal (V ref ). The error signal; e(t), is passed through a PI controller. Output of the PI controller; u(t), can be given as:
where K P and K I are the proportional and the integral gains of the controller, respectively. The controller output is compared with a sawtooth signal to generate the gate pulse g 1 . The gate pulse g 2 is complementary with g 1 . The frequency of the sawtooth signal is maintained constant at 4.5 kHz. This low value of the switching frequency is chosen in order to investigate the proposed converters applicability in medium and high-power applications. The dead-time block is added in the control circuit of the buck converter in order to provide a very small time period, which is taken as 2 µs, between active and freewheeling modes for sake of the safe commutation.
V. MATHEMATICAL ANALYSIS A. BUCK-TYPE CONVERTER
Assume the phase voltages v sa , v sb and v sc of the three-phase source are sinusoidal and symmetrical and are given as:
where V sp is the peak value of the input phase voltage, and ω is the angular frequency of the source (ω = 2πF). The intermediate voltages v ma , v mb and v mc , which are the converter input voltages, can be given as:
where L i1 , L i2 and L i3 are the inductances of the input filter, i sa , i sb and i sc are the three phase supply currents, V mp is the peak value of the intermediate phase voltage, and ϕ Li is the phase angle of the voltage drop across the filter input inductor. The currents of the input filter capacitors i fia , i fib and i fic can be given as:
The currents i ma , i mb and i mc can be given as:
The phase voltages of the load circuit v La , v Lb and v Lc which are the output voltages of the converter can be expressed as:
where ω sw is the angular switching frequency of the converter and D is the duty ratio of the converter; 0 ≤ D ≤ 1, and it can be given as:
where T on , T off and T sw are the converter on time, off time and switching time, respectively. Switching frequency (F sw ) of the converter can be given as:
The currents of the output filter capacitors i foa , i fob and i foc can be given as:
The load equation can be given as:
where (R La , R Lb and R Lc ), (L La , L Lb and L Lc ) and (i La , i Lb and i Lc ) are resistances, inductances and currents of the threephase load circuit. The right-hand side of (8) has two terms. The first term is the fundamental component of the buck-type converter output voltage, which is proportional to the duty ratio. While, the second term represents the harmonic components that are resulted from the converter switching. The harmonic components can be absorbed using the output filter. The size of input and output filter components; inductors and capacitors, is inversely proportional to the switching frequency of the converter (F sw ). Whereas the converter losses are directly proportional to F sw . Therefore, a suitable value of F sw should be specified. Several computer simulations under different operating conditions were carried out in order to choose F sw .
The output filter is utilized to minimize the harmonics of the converter output voltage; and hence the second term of (8) can be ignored. Therefore, with ignoring the voltage drop across the input filter inductor, the voltage across the load circuit can be approximately given as:
Hence, the load voltage can be adjusted by varying the duty ratio (D) of the converter. Since the duty ratio is always less than 1, the load voltages are lower than the input voltages in the buck-type converter.
B. BOOST-TYPE CONVERTER
As the duty cycle of the boost converter is D, the complementary of the duty cycle (1-D) can be given as:
During one switching period of the boost converter, the average values of the voltages v la , v lb and v lc across the boost inductors (L i1 , L i2 and L i3 ) can be given as:
Since the switching cycle time (T sw ) is very small compared with the cycle time of the power source, therefore the inductor voltages are approximately equal zero.
From (15) and (16), the load voltages can be given as:
Therefore, the load voltage can be adjusted by varying the duty ratio (D) of the converter. Since the duty ratio is always less than 1, the load voltages are higher than the input voltages in the boost-type converter. Fig. 6 shows the voltage gain of the proposed buck and boost converters versus duty ratio.
C. VOLTAGE STRESSES OF SEMICONDUCTOR SWITCHES
The voltage stresses V S1 and V S2 across the buck converter switches S 1 and S 2 , respectively, are equal. Each voltage stress equals the difference between the source and load lineline voltages, i.e. V s,LL and V L,LL respectively. It can be given as: The voltage stresses across S 1 and S 2 are normalized to the line-line load voltage and can be given as:
The normalized voltage stresses across passive switches D 1 and D 2 , one diode of single-phase bridge rectifier connected to S 1 and S 2 respectively, can be given as:
The normalized voltage stress V S3 across the active switch S 3 that connected across DC side of the three-phase bridge rectifier can be given as:
Whereas the normalized voltage stress V D3 across passive switch D 3 , one diode of the three-phase bridge rectifier connected to S 3 , can be given as:
The normalized voltage stresses of the active and passive switches of the buck converter are displayed versus the voltage gain (V L /V S = D) in Fig. 7 . As shown from the figure, the normalized voltage stresses V S1 , V S2 , V D1 and V D2 increase when the voltage gain decreases, and vice versa. Therefore, the switches in Fig. 8 . These voltage stresses can be given as follows:
As shown in Fig. 8 
D. DESIGN AND STABILITY ANALYSIS OF THE PROPOSED VOLTAGE CONTROLLER
Space vector representation is an effective analytical tool to analyze three-phase systems. Since the variables in synchronously rotating reference frame are dc values, this reference frame is suitable for driving the linearized model of the converter for the purpose of small signal analysis [26] , [27] . The gains of the voltage PI controller for the proposed threephase AC/AC boost converter are designed, as an example, in this section. By applying the vector DQ transform on the three-phase AC/AC boost converter, the complex DQ transformed equivalent circuits of the boost converter are obtained and illustrated by Fig. 9 .
The mathematical equations of the boost converter during the active mode of Fig. 9 (a) are derived and given as follows:
where 
In (24), the terms jωL i , jωL L and (1/jωc o ) do not refer to conventional impedances but they represent the relationship of d and q components. VOLUME 7, 2019 For freewheeling mode, equations of Fig. 9 (b) are obtained as follows:
Hence, the state-space equations for the two modes of the boost converter operation can be given, respectively, as follows:
Therefore, from (27) and (28), the average state-space model of the boost converter can be derived as:
The average model can be rewritten as follows:
The AC analysis of the boost converter is carried out by introducing small AC variations in all variables of (30) as:
where the parameters denoted by capital letters refer to steady state operating point, while the perturbed components are denoted by the mark ' ∧ '. Therefore, the small-signal equations of the boost converter can be derived as follows:
where D = 1−D. Using Laplace transform, the small-signal model can be given as:
From (33), there are three independent input variations: control (d (s)), input voltage (v e s ) and load current (î e L (s)) variations. Therefore, the output voltage (v e L (s)) variation can be given as a linear combination of these three inputs as follows:
where: G vd (s) is the control-to-output transfer function, which is derived as follows:
and G vg (s) is the input-to-output transfer function, which is derived as follows:
and Z L (s) is load impedance, which can be given as follows: 
Therefore, G vd (s) can be given as: 
Since G PWM (s) = 1/V M , where V M is the maximum value of the sawtooth waveform of PWM. Therefore, T (s) can be rewritten as:
The open-loop transfer function T (s) is employed to design the gains of the PI voltage controller. To guarantee the desired dynamic performance and the stability, the gain and phase margins give a proper indication of the system performance and stability. Fig. 10(b) shows the bode diagrams of the open-loop control system in uncompensated (T (s) = G vd (s)) and compensated (T (s) = G C (s)G PWM (s)G vd (s)) conditions. This figure clarifies the adjustment of frequency response of the open-loop system using PI controller to attain the desired control objectives. The open-loop system in an uncompensated condition has gain margin (G m ) = −54.5 dB at phase crossover frequency (W cp ) = 1380 rad/s and phase margin (P m ) = −45.5 • at gain crossover frequency (W cg ) = 506000 rad/s, which is considered unstable. Dynamic performance and stability of the system is improved by increasing the phase and gain margins using the PI controller. The gains (K p and K i ) of the PI controller are designed to attain G m = 7.03dB at W cp = 1050 rad/s and P m = 156 • at W cg = 38.1 rad/s which achieve the desired control objectives.
E. DESIGN OF PASSIVE ELEMENTS
The inductor L i design depends on its maximum current handling capability and allowable current ripple [28] . It can be determined for boost converter, as an example, as follows:
The current ripple iL is a percentage of maximum load current I L,max and it can be given as:
whereas, the output capacitor C o is designed such as the output filtering capacitance's current is less than 5% maximum load [29] . Therefore, it can be determined for buck and boost converters as follows:
where P out,max is the maximum output power, V o is the RMS value of the output voltage and F is the supply frequency.
F. Efficiency analysis
The efficiency of the AC/AC converter, either buck-type or boost-type is mainly related to the losses in semiconductor devices. The losses of semiconductor devices depend on their characteristics and the operating conditions such as voltage, current and switching frequency. The efficiency (η) can be estimated as:
where P in , P out and P loss refer to the input power, output power and power loss of the converter, respectively. The converter loss is the sum of the losses of its semiconductor components. Power losses of any semiconductor component, IGBT or the antiparallel diode, of the converter are VOLUME 7, 2019 FIGURE 11. Photo of the real experimental system. divided mainly into two categorifies: conduction losses and switching losses. The average conduction losses in the IGBT (P conIGBT ,avg ), which occur during the conduction period, can be given as:
where V CE0 is the on-state zero-current collector-emitter voltage; R c is the on-state forward collector-emitter resistance; I C,avg is the average collector and I C,rms is the effective collector current of the IGBT. As the same, the average conduction losses in the diode can be given as:
where V D0 denotes for the on-state zero-current voltage; R D is the on-state forward resistance; I D,avg is the average current and I D,rms is the RMS current of the antiparallel diode. The switching losses in the IGBT (P sw,IGBT ), which occur as a result of energy losses during the transition periods, can be given as:
where E on.IGBT and E off ,IGBT are the dissipated energies of the IGBT during turn-on and turn-off instants, respectively. As the same, the switching losses in the antiparallel diode (P sw,D ) can be given as:
where E on,D and E off ,D are the dissipated energies of the diode during turn-on and turn-off time periods, respectively.
VI. RESULTS AND DISCUSSION
The performance of the proposed three-switch buck and boost converters are simulated in the MATLAB/Simulink environment to investigate their behaviors under different operating conditions. To validate the simulation results and confirm the feasibility of proposed converters, laboratory prototypes of the buck-type and boost-type converters were built based on the dSPACE DS1104 control board. Fig. 11 shows a photo of the real experimental system. The experimental setup consists of three-phase autotransformer, three-switch PWM AC/AC converter using three IGBTs each 50A/1200V (CM50DY-24H MITSUBISHI Module), three-phase resistive-inductive (R-L) load, a dSPACE (DS1104), IGBTs gate driver and a voltage sensor (LV25-P). The parameters of the proposed circuits are listed in Table 1 .
The load voltage is measured using voltage sensor (LV25-P) to generate the feedback signal and then this signal is sent to the dSPACE control board via the A/D converter ports. The required pulses (g 1 and g 2 ) are generated by using a dSPACE board (DS1104) synchronized with MAT-LAB/SIMULINK. The output signals (g1 and g2) of the dSPACE board are not sufficient to drive the IGBTs. For this reason, a gate interface board circuit is used between the dSPACE board and the IGBTs to increase the signals power and achieve pulses of approximately 15 V to achieve an effective IGBT switching; and to introduce an isolation between the dSPACE board and the converter power circuit. Fig. 12 shows the gate driver circuit which employs three isolated gate 15V power supplies and three optocouplers. The gate signal g 1 , which is the output of DSP control board, is used to generate the gate-emitter voltages V GE1 and V GE2 that drive the IGBT switches S 1 and S 2 , respectively. As a result, V GE1 and V GE2 signals have the same driving singal with two different grounds. Consequently, the two switches are synchronized to operate simultaneously which ensures the symmetry of the output voltage/current of the converter. Also, the synchronization of the switches ensures that there is no circulating current between any two phases of the load. Whereas, the gate signal g 2 is used to generate the gateemitter voltage V GE3 that drives the IGBT switch S 3 .
A. DYNAMIC PERFORMANCE INVESTIGATION OF BUCK CONVERTER
The following tests are carried out to examine the performance of the proposed three-switch buck converter:
1) CHANGE IN THE REFERENCE VOLTAGE
The effective value and frequency of the supply phase voltage are 220 V and 50 Hz, respectively. The reference voltage is firstly set at 100 V, then sudden changes in the reference voltage (from 100V to 160V and vice versa) are occurred and the converter performance is examined. Fig. 13 shows the simulation and experimentation results of the steady-state and dynamic response of the proposed buck converter at ±50% step changes in the reference voltage (V ref ). This figure has three subplots: the upper subplot shows the reference and actual load RMS voltages, the middle one displays the instantaneous source and load voltages waveforms, and the lower one demonstrates the three phase load currents. It is noted that at the actual load voltage (V Lrms ) has a good tracking behavior during the step changes of the reference voltage. The middle subplot shows that the instantaneous load voltage (V L ) is a chopped voltage due to switching action of the buck converter. The three phase load currents have nearly sinusoidal waveforms as shown in the lower subplot.
The symmetry of load voltage and load currents are examined using the theory of symmetrical components. This theory resolves any set of unbalanced voltages or currents into three sets of symmetrical balanced phasors (positive, negative and zero sequence components) which can be calculated as:
where X refers to voltage or current, X + a , X − a , X • a refer to the positive, negative and zero sequence components of phase a, and α = e j2π/3 = 1 120
• is known as the Fortescue operator. The phasors representing the sequence components for phases b and c are given by:
Applying the symmetrical component method to the load voltage and load current responses, the sequence components for phase a are depicted in Fig. 14 and are given respectively as:
It is clear from the results that the negative and zero sequence components of phase-a voltage and current are very low and can be neglected which proves the symmetry of the load voltages and currents. Also. this ensures that there is no circulating current between the load phases which shows the effectiveness of the proposed control strategy. It is observed that the load currents follow the variations in the load voltage, i.e. increase in the load voltages increases the load currents at constant load impedance.
2) SUPPLY VOLTAGE CHANGE
The robustness of the proposed three-switch AC/AC buck converter is examined at ±20% step changes in the supply voltage (V s ) as illustrated in Fig. 15 . This figure has two subplots: the upper subplot shows the reference and actual load RMS voltages, and the lower one displays the instantaneous source and load voltages. As shown, the proposed buck converter achieves a small voltage variation in the load voltage (V Lrms ) and a fast recovery time; approximately 0.06 s, to its reference voltage (V ref ). This figure shows that the system has a good dynamic response against sudden variations in the supply voltage.
3) LOAD CHANGE
Performance of the proposed buck converter is also examined under sudden load changes to prove its robustness against load variations. Fig. 16 demonstrates the simulation and experimental responses of the buck converter at ±33.33% step changes in the load at time 6 s and time 6.7 s, respectively. This figure has two subplots: the upper subplot shows the reference and actual load RMS voltages, and the lower one displays the instantaneous three phase load currents. As shown from the upper subplot, the load voltage (V Lrms ) has a fast response recovery to its reference voltage (V ref ) value against load change with small voltage perturbations.
B. DYNAMIC PERFORMANCE INVESTIGATION OF BOOST CONVERTER
The following tests are carried out to examine the performance of the proposed three-switch boost converter: The proposed boost converter ensures balanced and symmetrical three-phase load voltages and currents with a low harmonic distortion and nearly sinusoidal waveforms as seen in the zoomed voltages and currents waveforms of the middle and lower subplots of this figure. It is obvious that the harmonic contents of the proposed boost converter are lower compared with the proposed buck converter. Therefore, the input power factor PF and hence the efficiency of the proposed boost converter is higher as compared to the proposed buck converter.
2) SUPPLY VOLTAGE CHANGE Fig. 18 demonstrates the simulation and experimental responses of boost converter at ±20% step changes in the boost converter offers good output voltage regulation versus the supply voltage variations. Fig. 19 illustrates the simulation and experimental waveforms of the boost converter to examine its operation under step changes in the load. The figure has two subplots. The upper subplot displays that the load voltage keeps its value against ±33.33% sudden changes of the load, which are depicted in the lower subplot. Also, the load voltage has a fast response recovery to its reference voltage value with small voltage perturbations. The results ensure that the proposed boost converter circuit gives an excellent dynamic response versus load variations. Table 2 shows the performance comparison of the proposed circuits for buck and boost AC/AC converters with the similar topologies of previous works in terms of switch count, control strategy, the need for ZCDs, number of gate driver circuits, complexity, cost, efficiency, THD and input PF. For fair comparison, all compared converters are tested at the same loading conditions, same supply and same switching frequency. The proposed buck converter is compared with the previous works in [30] and [31] . Whereas, the proposed boost converter is compared with the previous work in [32] . It is highly observed that the proposed converters avoid the commutation problems of SCRs and the need of ZCDs in [30] by adopting PWM control strategy, as well as they have lesser number of IGBT switches and gate drive circuits than [31] and [32] . This ensures a low complexity and a low cost. Furthermore, efficiency, THD and PF of the proposed converters are improved compared with the previous works in [30] - [32] . This performance comparison indicates that the proposed converters are designed to be low cost, high efficiency, low THD and high PF.
3) LOAD CHANGE

C. PERFORMANCE COMPARISON WITH THE PREVIOUS WORKS
VII. CONCLUSIONS
Two topologies of three-phase three-switch direct PWM AC/AC voltage converters were proposed; one for the bucktype converter and the other for the boost-type. Each topology has not DC link stage and has only three IGBTS. In addition, two simple control circuits were proposed; each control circuit employs only one voltage sensor. Operating principles of the proposed converters were elaborated; modulation schemes were discussed and mathematical expressions were derived. Computer simulations using MATLAB/SIMULINK software program were performed. The experimental prototypes were built and the experimental results were obtained and compared with the corresponding simulation results in order to examine the performance of the proposed converters, under various operating conditions. It has been found that less number of the semiconductor switches offers lower switching and conduction losses, higher efficiency, smaller size and lower manufacturing cost of the proposed converters, as compared to the existing converters. In addition, the proposed closed-loop voltage control circuits provide excellent voltage regulation against variations in the reference voltage, the supply voltage and the load. Each control circuit has one sensor with a simple control algorithm, which results in a lower computational burden and hence a low-cost processor that can be used in the system implementation. Further, the proposed converters were examined with low switching frequency that ensured their applicability for medium and high-power applications. The experimental and simulation results are in a close agreement and verify the feasibility of the proposed converters. 
